One paper titled “zeroTT A Two-Step State Transition Avoidance Scheme for MLC STT-RAM” was accepted by DAC 2024.

Huizhang Luo (罗辉章)

Leader

My research interests include high-performance computing and computer architecture, integration of AI and HPC and large model acceleration.